

## DESIGN TECHNIQUES FOR GaAs MESFET SWITCHES

G. J. Gardiner, M. W. Geen, D. C. Smith

Plessey Three Five Group Ltd, Towcester, Northants, UK

## ABSTRACT

A three port bias dependent model for a switch FET is presented. The importance of a three port model is highlighted. Large signal behaviour of a MESFET switch in its ON and OFF states is discussed. The effect of gate bias resistor and bias potential is illustrated. Simple equations and techniques are presented which enable estimates of power performance of complex switches to be made prior to detailed non-linear analysis.

## INTRODUCTION

During recent years the GaAs MESFET has gained increasing favour as a switching element in control circuits such as phase shifters, routing switches and attenuators (1,2,3,4). This is particularly evident in multifunction monolithic integrated circuits where the rival PIN diode is generally incompatible with established MMIC foundry technology. The advantages of MESFET switches: low power consumption, fast switching speed and broadband performance are well known (5), but to take full advantage of the devices capability and obtain optimum circuit performance, it is essential to understand their behaviour at large signal levels and under a variety of bias conditions (6). This paper will present a bias dependent 3 port model for the MESFET switch based on extensive measurements of ion implanted devices manufactured using established MMIC processes. The effect of a gate isolating resistor (essential in most practical applications) on the large signal performance will be described. Expressions, which allow 1dB compression points to be estimated are given and verified by comparison with measurements of two different geometry switch FETs. Finally, the rarely reported subject of isolation performance at large signal levels is discussed.

## SWITCH FET CHARACTERISATION

MESFETs used in attenuators or switches invariably have a high value r.f. blocking resistor connected in their gate circuit. The resistor is essential to good circuit performance. This being the case, it remains necessary to characterise the FET as an isolated component, ideally in its grounded gate configuration. A three port equivalent circuit model of the switch FET is shown in Fig. 1. The presence of the gate resistor,  $R_{gb}$ , as part of the basic characterisation element renders  $C_{gc}$  and  $C_{ds}$  indistinguishable. It is not possible to strip the effect of the resistor after a 2 to 3 port S-parameter transformation of the measured data, because the reactance of the unknown, parasitic shunt capacitances ( $C_p$ ) appear in parallel with  $R_{gb}$  and have similar impedance. Measurement of the bare FET in common source connection is not ideal because the grounding source via eliminates the effect of  $C_p$ .

In our measurements the gate of the switch FET was directly grounded by means of a via hole in the GaAs substrate. Devices were measured as series components. Gate to channel bias  $V_{gc}$ , derived from a single voltage source, was applied simultaneously to source and drain through bias tees. Applying bias solely to source or drain, leaving the unused bias-T open circuit, resulted in a voltage between source and drain at bias points near or beyond  $V_p$ . This was manifested as degraded isolation performance and severe asymmetry in  $S_{11}$  and  $S_{22}$ . The power level used in the measurement system is critical. Non-linear behaviour has been observed at power levels as low as 0dBm in a  $300\mu\text{m}$  wide FET biased near pinch-off.

The quality of characterisation data, after stripping test fixture parasitics, can quickly be assessed. Primarily the data should be smooth. The FET under switch-bias conditions is passive, and hence reciprocal, therefore the condition  $S_{12} = S_{21}$  should be satisfied. Furthermore, the common gate FET has considerable geometric symmetry which is reflected in the observation that  $S_{11} \approx S_{22}$ . The FETs characterised to obtain the present results satisfied this condition well and the equivalent circuit model was taken to be symmetric.

Characterisation data was recorded at 20 bias points and concentrated on regions where FET characteristics changed rapidly. It was found that the switch FET can be described well at bias conditions between  $V_{gc} < 0.6\text{V}$  and  $V_{gc} > -V_b$  ( $V_b$  = breakdown voltage) by 3 non-linear elements  $R_c$ ,  $C_{gc}$  and  $R_{gc}$  (Fig. 1).  $R_{gc}$  is only significant when the gate to channel Schottky becomes forward biased.

TOUCHSTONE<sup>TM</sup> was used to fit the equivalent circuit to the measured data. Resistance values were chosen to fit low frequency (45MHz - 500MHz) characteristics. When the FET is biased well beyond pinch off ( $R_{gc} > 1 \times 10^6$ ) and at low frequencies  $X_{Lg}$  is small, only  $C_{ds}$  couples source and drain. This enabled  $C_{ds}$  to be accurately extracted.  $C_{ds}$  is determined by geometry and is influenced by gate recess




Figure 1 Equivalent circuit of a MESFET switch.

length.  $C_{gc}$  and  $L_g$  cause roll-off in  $S_{21}$  at high frequencies and bias voltages less than  $V_p$ .  $L_g$  is bias independent which enables  $C_{gc}$  to be extracted.

Fig. 2 shows the variation of  $C_{gc}$  and  $R_c$  with bias for a 300  $\mu\text{m}$  switch FET. The exceptionally abrupt increase in  $R_c$  near  $V_p$  reflects a sharp reduction in doping concentration between the channel and the substrate, a valuable feature achieved using a novel implantation scheme. Note also the wide range of channel resistance (10:1) making the device a useful voltage controlled resistor. A plot of  $1/R_{ds}$  vs  $V_{gc}$  is virtually linear to  $V_{gc} = 3\text{V}$ .

Fig. 3 shows agreement achieved between modelled and measured S-parameters at an intermediate bias point. Fig. 4 shows agreement in modelled and measured insertion loss at several bias points.

#### EFFECT OF R.F. BLOCKING RESISTOR

##### 1) Small Signal Performance

The value of a 3-port switch FET model is now illustrated. The resistor  $R_{gb}$  has a critical effect upon small signal performance, large signal performance and switching speed. It is assumed in the following discussion that the FET is connected in series with source and load. (It is a straightforward matter to infer the behaviour of a FET in a shunt configuration). The size of  $R_{gb}$  affects small signal insertion loss, (Fig. 5), and isolation. The 3 port model enables the effect of  $R_{gb}$  to be assessed. Complex designs may involve many FETs controlled from a common bias point and the 3 port model is necessary to evaluate device interaction. Switching speed is proportional to the product,  $C_{gc} R_{gb}$ , and a trade-off exists between switching speed, insertion loss and isolation.

##### II) Large Signal Performance 'ON' State

Fig. 6 shows the variation in 1dB insertion loss compression as a function of frequency. Two breakpoints exist in the large signal insertion loss characteristic  $f_L$  and  $f_H$ . The frequency  $f_L$  is estimated by assuming it occurs when an appreciable rf signal is dropped across  $R_{gb}$

$$f_L = \frac{1}{2\pi R_{gb} (2C_{gc})}$$

Experimentally, it is found that  $P_{(-1)}$  dB of a single series connected FET switch increases at approximately 2.5dB per octave above  $f_L$  until the high frequency compression mechanism dominates.

When  $V_{gc} = 0\text{V}$  the characteristic can be interpreted as follows (see Fig. 7): In the low frequency region,  $X C_{gc} \gg R_{gb}$ , negligible current flows in  $R_{gb}$ . A positive voltage cycle at A sets up voltages  $V_L$  and  $V_F$ .  $V_L$  reverse biases the gate Schottky, current saturation occurs, limiting power to the load. With a negative cycle at A, the gate Schottky is forward biased: current saturation occurs at a much higher level, either when the device is thermally overloaded or by charge carrier velocity saturation beneath the gate when the electric field significantly exceeds 0.25V per micron. A rectified current flows in  $R_{gb}$ . In the low frequency region compression occurs by asymmetric clipping of the r.f. waveform, (Fig. 8).

Power performance at low frequencies is highly bias dependent as can be deduced. Table 1 shows the variation in output power at 1dB gain compression as a function of gate control voltage for a 300  $\mu\text{m}$  wide FET with  $R_{gb} = 8000$  at 10MHz. This behaviour has implications on the design of circuits such as voltage controlled attenuators.

$V_{gc}/\text{V}$	Insertion loss	Output power at $P_{(-1)}$ / dBm
10	0.92	27.4
1	0.92	20.8
0.5	1.00	19.8
0	1.00	18.4
-0.5	1.00	18.1
-1.0	1.28	15.6
-2.0	1.90	11.0
-2.5	2.40	6.7

In the high frequency region,  $X C_{gc} \ll R_{gb}$  the potential of the gate is approximately  $V_L + V_F/2$  ( $V_{gc} = 0$ ). While  $V_F$  is small, one end of the gate is reverse biased by  $V_F/2$ , the other forward biased by  $V_F/2$ , as  $C_{gc}$ 's at either end of the gate are equal and form a potential divider. The negative feedback effect of  $R_L$  is eliminated. As the signal applied to the FET is increased, the potential at the gate will fall towards  $V_L$  with a positive signal at A, due to the voltage dependent nature of the 'two' gate channel capacitances. When  $V_F = V_{th}$ , the threshold voltage of the FET, current saturation will occur, the saturated current will be greater than  $I_{ds}$  because the gate to source junction is effectively forward biased. Compression is by symmetric clipping of the r.f. waveform, (Fig. 9).

##### III) Estimating High and Low Frequency 1dB Compression Point for Switches in the ON State

At low frequencies the current in  $R_L$  can be approximated by

$$I_L = I_0 \sin \omega t \text{ when } I_0 \sin \omega t < I_{sat}$$

$$\text{and } I_L = I_{sat} \text{ when } I_0 \sin \omega t > I_{sat}$$

The power dissipated in a 50  $\Omega$  load can be compared with the power which would be dissipated had a sinusoidal current been present. Adjusting  $I_0$  until

$$10 \left[ \log \left( \frac{50 I_0^2}{2} \right) / \left( \frac{50}{2} \right) \int_0^{2\pi} I_L^2(t) dt \right] = 1$$

$$P_{(-1)} / \text{dBm} \approx 20 \log (I_{sat}/\text{mA}) - 12.21$$

$I_{sat}$  is taken from the bare FET using a plot of  $V_g/I_{ds}$  versus  $I_{ds}$  ( $V_{ds}$  greater than threshold).  $I_{sat}$  occurs at the point where  $V_{gs}/I_{ds} = R_L$  on this plot.

For symmetric clipping

$$P_{(-1)} / \text{dBm} \approx 20 \log (I_{sat}/\text{mA}) - 13.89$$

$$I_{sat} \approx I_{ds} (V_{gc}=+0.4\text{V}, V_{ds}>V_{th})$$

Table 2 shows a comparison between measured and estimated compression points for 300 and 600 $\mu$ m wide switch FETs.

Product (FET)	P35-4205 (300 $\mu$ m)	P35-4210 (600 $\mu$ m)	Unit
PL measured	17 to 19	19 to 21	dBm
PL calculated	18.3	22.0	dBm
fL measured	30	-	MHz
fL calculated	45	-	MHz
PH measured	24 to 26	27 to 32	dBm
PH calculated	25.7	33.0	dBm

#### LARGE SIGNAL ISOLATION PERFORMANCE

When the FET is in its isolated state  $V_{gc} < V_p$ ,  $C_{gc}$  is small,  $R_c$  is large. In Fig. 7 a negative cycle at A acts to reduce the magnitude of  $V_{gc}$  at that end of the channel. When reverse bias drops below  $V_p$ , isolation degradation occurs and current flows in the load. A positive cycle at A causes gate channel reverse bias and  $V_F$ , the voltage across the FET, to increase. Two effects occur, gate to channel breakdown at very large signals, a small but rapidly increasing leakage current in the channel and at much lower signal levels. Variation in isolation with control voltage and power of a 300 $\mu$ m FET is shown in Fig. 10.

The optimum control voltage depends on several inter-related factors, particularly  $V_p$ . Ideally  $V_p$  should be as small as possible.  $V_p$  is related to implantation depth and doping concentration as is insertion loss in the low loss state. Breakdown voltage is inversely proportional to doping concentration. For a given breakdown voltage and minimum insertion loss  $V_p$  can be limited by reducing the extent of the 'tail' on the implantation profile. The tail has a significant effect on  $V_p$  and leakage current and has been limited substantially by Plessey Three Five using a novel implantation scheme. In practical applications the magnitude of the control voltage will be chosen to be as small as possible to ease driver specification and compatibility with the required power handling capacity.

#### CONCLUSIONS

A large signal, bias dependent, 3-port analysis of switch FET modelling has been presented. The models provide circuit designs with the ability to estimate large signal power handling characteristics of MMIC switch designs, without immediate recourse to complex non-linear CAD.

#### References

- (1) J Arnold, D C Smith: "Commercial Availability of GaAs MMICs Challenges Systems Designs". MSN and Communications Technology, September 1986.
- (2) C Andricos, I Behl, E L Griffin: "C-band 6bit GaAs Monolithic Phase Shifter". IEEE Trans on Microwave Theory and Techniques, Vol. MTT-33 No. 12, Dec 1985, pp 1591-1596.
- (3) Y Ayasli et al: "Wide band S-C-band Monolithic Phase Shifter". IEEE Microwave and mm-wave Monolithic Circuits Symposium Digest pp 11-13, May 1984.
- (4) Tajima Y et al: "Broadband GaAs FET 2x1 Switches". Tech Digest, 1984 IEEE GaAs IC Symposium, pp 81-84, Oct 1984.
- (5) Ayasli Y: "Microwave Switching with GaAs FETs". Microwave Journal, Nov 1982, pp 61-74.
- (6) Gutmann and Fyyklund. "Characterisation of Linear and Nonlinear Properties of GaAs MESFETs for Broadband Control Applications". IEEE MTT-35 No. 5, May 1987.




Figure 2 Variation of gate to channel capacitance  $C_{gc}$  and total FET series resistance  $R_c + 2R_s$  as a function of gate to channel voltage.




Figure 3 Agreement between modelled and measured s-parameters of a series MESFET switch with channel biased close to pinch-off.




Figure 4 Comparison of modelled and measured insertion loss performance of a common gate switch FET at various gate to channel voltages.




Figure 5 Effect of gate biasing resistor upon the insertion loss of a series connected MESFET switch in its low loss state.




Figure 6 1dB gain compression as a function of frequency for series connected switch FET's shows the effect on performance of the gate blocking resistor.




Figure 7 Voltages associated with a series connected FET switch.




Figure 8 Asymmetric clipping of r.f. wave form in the load of series connected FET switch in the low loss state at "low frequencies".




Figure 9 Symmetric clipping of r.f. waveform in the load of a series connected FET switch in the low loss state at "high frequencies".




Figure 10 Isolation vs. control voltage for a 300μm series switch FET.